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I. INTRODUCTION
In recent times, the use of the battery-operated equipments such as tablets, mobile phones, smart watches and portable medical equipment has pervaded in the world. Furthermore, IC technology has inclined to make smaller device size. Thus, channel lengths of the MOS transistors have been attained to the level of nanometers. The novel MOS technologies with channel lengths about level of nanometers are capable of operating with low voltages. Therefore, low voltage-low power (LVLP) circuit design comes into prominence in the analog circuit technology [1] , [2] .
Numerous novel active elements which are using differential input signals have been employed in design of diverse analog signal processing applications. These active elements can be classified in two groups such as operating with differential input current and differential input voltages. Current Differencing Buffered Amplifier (CDBA) and Current Differencing Transconductance Amplifier (CDTA) use the differential input currents, whereas Voltage Differencing Transconductance Amplifier (VDTA), Voltage Differencing Current Conveyor (VDCC) and Voltage Differencing Buffered Amplifier (VDBA) employ differential input voltages [3] - [12] . An active element Manuscript received 14 April, 2016; accepted 10 November, 2016.
VDIBA increasing the popularity has presented in the previous study [13] . This topology has simple structure and electronic adjustability in wide range. VDIBA consists of two blocks such as Operational Transconductance Amplifier (OTA) and unity gain Inverting Buffered Amplifier (IBA). Therefore, this structure has a current output terminal as well as a voltage output terminal. Although various VDBA / VDIBA structures have been proposed in [14] - [17] , none of these are not suitable for low voltage low power circuit applications.
In this study, a new low-voltage VDIBA structure has been proposed. This circuit operates with lower supply voltages using level shifter PMOS current mirrors as an active load. Also, bulk-driven quasi-floating gate (BD-QFG) technique is used to improve the linearity [18] . Additionally, as an application of the proposed VDIBA, a current controlled universal filter has been designed. Finally, the suggested VDIBA and the filter application have been simulated by SPICE. Simulation results have supported the outcomes of the theory. The proposed structure can operate with ±0.4 V and uses up low power. Moreover, the proposed structure not only has a desirable frequency response, but also exhibits good linearity.
II. PROPOSED VDIBA STRUCTURE
The schematic symbol and the equivalent model of the VDIBA are indicated Fig. 1 . The VDIBA involves two voltage inputs, a voltage and a current output.
The VDIBA can be defined below [13] :
where -β and gm are the voltage transfer gain and the transconductance value of the VDIBA, respectively. For the ideal VDIBA, β is equal to one. The proposed VDIBA is exhibited in Fig. 2 , Mustafa Alci PMOS current mirror has been composed with employing M1, M2 and M3 transistors [19] , [20] . Additionally, C3 capacitor is employed to extend bandwidth of the PMOS current mirror. M4 transistor is used to provide bias current for the current mirror. This current should be quite low. In order to obtain quite low bias current, M4 transistor is used as reverse diode connection. Also, a basic current mirror has been constituted by M11, M12 and M13 transistors. The principle of the BD-QFG with the help of NMOS transistors is used in the proposed circuit [18] . These transistors are M5 and M6. M7 and M8 transistors are employed to carry out high value resistance at the BD-QFG transistors. C1 and C2 are input capacitances between quasi-floating-gates and input terminals of the QFG-MOS transistors. To improve the linearity for the transconductance behavior of the VDIBA, M9 and M10 transistors are used for source degeneration via MOS transistors [21] - [23] . The inverting buffered block of the VDIBA is composed of M14 and M15 transistors. The transconductance (gm) of the NMOS transistor can be written as [24]  ,
where kn is the NMOS transistor's transconductance parameter. Also, the transconductance of the N type BD-QFG transistor can be given as [18] 
where CBC and CGC are total bulk channel capacitance and total gate channel capacitance, respectively. Also, Cin and CT are input capacitance between quasi-floating-gate and inputterminal of the QFG-MOS transistor, total input capacitance, respectively [18] . Here, the transconductance parameter of the BD-QFG transistor can be obtained as
In Fig. 2 , if it is assumed that M5, M7 and M9 are identical to M6, M8 and M10, respectively, in order to simplify the formulation, the following parameter can be assigned as
where kn9 is the transconductance parameter of M9 and M10. Also, knBD-QFG is the transconductance parameter of two BD-QFG transistors which are employed as differential pairs.
Considering (2)- (5), the output current expression of the VDIBA is obtained as
where IB is the biasing current and Vin is the differential input voltage between v+ and v-terminals of the VDIBA [18] , [21] - [23] .
III. SIMULATION RESULTS
The simulation results of the introduced VDIBA structure have been obtained by SPICE using the 0.18 μm CMOS technology parameters. The simulations have been performed with ±0.4 V supply voltage. The channel dimensions of the transistors employed in proposed VDIBA are shown in Table I . C1, C2 and C3 capacitors depicted in Fig. 2 have been selected as equal to 5 pF, 5 pF and 1 pF, respectively. Figure 3 shows the plot of IZ versus Vin for the proposed VDIBA. It is shown in Fig. 3 that the linear operation range of gm value for the introduced structure can be obtained as about ±0.3 V. Here, Vin is differential input voltage (Vv+-Vv-). Moreover, the transconductance can be adjusted by the IB. Fig. 4 . This graph has been obtained for 1 KΩ load resistance at port Z. The maximum value of the input terminal voltages without causing remarkable distortion are approximately obtained as ±300 mV. Also, the input offset voltage is obtained as 646 µV. Figure 5 depicts the gm value versus IB current. It is seen in Fig. 5 that, the gm of the structure can be adjusted between 57 μS and 223 μS during the IB is altered from 15 μA to 50 μA. From Fig. 6(a) and Fig. 6(b) , it is seen that the -3 dB cut-off frequencies of the OTA and IBA stages are about 1.124 GHz and 23.58 GHz, respectively. According to these graphs, the cut-off frequency of the proposed VDIBA can be obtained as 1.124 GHz. Considering in the literature, this value is preferable. Figure 7 depicts the frequency behavior of the introduced structure for several temperature values. The gm value varies from -72.45 dBS to -74.52 dBS, while the temperature is altered from 0 °C to 75 °C. This performance can be considered as acceptable. In Table II , the introduced VDIBA has been compared to the other VDIBA circuits in previous works. The proposed structure operates only at ±0.4 V as supply voltages with total power dissipation of 569 µW. It is seen that the proposed VDIBA operates with the lowest supply voltages, and uses up less power than the others. Hence, this circuit is quite suitable for the low power applications. Moreover, the proposed structure's bandwidth is wider than the others. Considering the gain of IBA stages, the proposed VDIBA shows a good performance. For VDIBA structures, impedance value of the port Z is desired as high as possible. Therefore, other VDIBA structures exhibit better performance. Resistance value of the port W-is a low impedance output. In terms of port W-impedance, the proposed structure is satisfactory but not as much as structure given in [13] . The input impedance of the proposed structure is obtained acceptably high such as 51.57 MΩ. For the proposed and conventional [13] VDIBA, the dynamic input range of OTA and IBA stages are shown in Fig. 8(a) and Fig. 8(b) . Considering the OTA stages, dynamic input ranges of the proposed VDIBA and the conventional VDIBA [13] are ±0.3 V and ±0.2 V as clearly shown in Fig. 8(a) for ±0.4 V and ±0.9 V supply voltages, respectively. This graph is obtained for equal gm values. In terms of IBA stages, ratios of the dynamic input range to supply voltage are 70 % and 77 % for proposed and conventional VDIBA, respectively. The proposed structure exhibits good performance. Linear input range of IBA stage is quite acceptable for low voltage low power applications.
DC voltage characteristic of
Vw-and Vz against Vin for the proposed VDIBA are shown in
IV. VDIBA BASED CURRENT CONTROLLED UNIVERSAL FILTER
The designed VDIBA based current controlled universal filter structure is displayed in Fig. 9 . The multiple-input single-output filter structure has three inputs to exhibit the high pass (HP), band pass (BP) and low pass (LP) filter characteristics. The filter can operate with low supply voltages such as ±0.4 V. For that reason, the proposed filter structure is convenient for low voltage applications. The filter structure employs two VDIBAs and two capacitors. The output functions of the filter can be obtained as
where gm1 and gm2 are the transconductances of the VDIBAs.
Assuming that all biasing currents are equal, the transconductance of the VDIBAs can be written as gm1 = gm2 = gm. In this case, the quality factor and cut-off frequency of the structure can be attained as
From (8) and (9), it is realized that the cut-off frequency can be tuned by the biasing current IB independently of quality factor.
In Table III , input voltage combinations are given for the different filter characteristics. Figure 10 indicates the frequency responses of the designed filter for the LP, HP and BP configurations. Herein, Cf1 and Cf2 are taken as 5 pF. Also, gm values of VDIBA are chosen as 65 µS. The frequency behavior of the HP filter for the several biasing currents is depicted in Fig. 11 . Herein, Cf1 and Cf2 are taken as 5 pF. It can be observed in Fig. 11 that the filter can be electronically adjusted for different IB flows. The major advantage of the proposed filter is that the structure can operate with low supply voltage such as ±0.4 V. Also, any resistive elements are not employed in the filter structure. In addition to this, the filter can be controlled electronically by the biasing currents. Therefore, the proposed circuit is convenient for low voltage low power applications, IC technologies and current controlled structures.
V. CONCLUSIONS
In this study, a novel low voltage low power VDIBA based on bulk-driven quasi floating-gate technique and level shifter current mirror has been suggested. Additionally, to prove the functionality of the proposed VDIBA, a universal filter has been designed with using proposed circuit. The simulations of the proposed structure and the filter have been carried out using 0.18 μm TSMC CMOS technology parameters by SPICE. The simulation results confirm the theoretical approach. In addition, the proposed structure has been compared to the other VDIBA structures, in the literature. Hence, the advantages of the proposed structure have been exhibited. The introduced VDIBA is capable of operating with ±0.4 V supply voltage and only dissipates power as 569 μW. Also, the bandwidth of this structure is about 1.124 GHz. Furthermore, the proposed VDIBA is convenient for the IC technology, because of the fact that the proposed design has not involved any resistive element. Consequently, it is figured out that the suggested VDIBA is fairly appropriate structure for the analog integrated circuits and LVLP applications.
